You're currently viewing an old version of this dataset. To see the current version, click here.

FPGA Implementation of Simplified Spiking Neural Network

The proposed model is validated on a Xilinx Virtex 6 FPGA and analyzes a fully connected network which consists of 800 neurons and 12,544 synapses in real-time.

Data and Resources

This dataset has no data

Cite this as

Shikhar Gupta, Arpan Vyas, Gaurav Trivedi (2024). Dataset: FPGA Implementation of Simplified Spiking Neural Network. https://doi.org/10.57702/a43askga

Private DOI This DOI is not yet resolvable.
It is available for use in manuscripts, and will be published when the Dataset is made public.

Additional Info

Field Value
Created December 3, 2024
Last update December 3, 2024
Defined In https://doi.org/10.48550/arXiv.2010.01200
Author Shikhar Gupta
More Authors
Arpan Vyas
Gaurav Trivedi
Homepage https://ieeexplore.ieee.org/document/9111111